III  Floating-Point Exceptions and Specification of Elementary Arithmetic Instructions

The IEEE 754 standard is a partial specification of behavior for a variety of floating-point operations, intended to ensure consistent results across all conforming platforms. In its treatment of exceptional conditions, however, the standard allows some latitude, resulting in significant differences between compliant architectures. For example, the condition of underflow, which occurs when a non-zero result lies below the normal range of the target format, is treated by an x86 processor as a property of the rounded result, but is detected by an ARM processor before rounding. One of the six industry-standard floating-point exceptional conditions, the denormal operand, is not addressed by the IEEE standard at all.

Even within the x86 architecture, there are inconsistencies in the treatment of exceptions by different instruction sets, especially in the unmasked cases. We shall focus on the two main classes of x86 instructions:

Each of these instruction sets provides a wide variety of floating-point operations, including comparisons, data conversion and transfer, fraction extraction, reciprocal computations, dot products (SSE only), and transcendental functions (x87 only). The architectural details of these operations, though not specified by IEEE 754, have been consistent across all parts produced by Intel and AMD, the two major manufacturers of x86 processors, since the Pentium Pro.6.1

We shall also address the floating-point instructions of the ARM AArch32 architecture, which are similar to the SSE instructions but exhibit some significant differences in the handling of exceptions. For each of these three instruction sets, we shall limit our analysis to the most common elementary arithmetic operations: addition, subtraction, multiplication, division, square root, and multiply-accumulate (SSE and ARM only). For each of these operations, we present a comprehensive specification that may serve as a basis for formal verification of an implementation. Furthermore, the executable ACL2 formalizations of these specifications may be used in the testing of compliant implementations.

In the absence of exceptional conditions, the IEEE specification of the data result of an arithmetic operation, as presented at the beginning of Part II, is unambiguous and consistent with each of the architectures addressed here. As discussed in the preface to this manual, however, the formalization of this specification in the ACL2 logic, which is limited to rational arithmetic, presents a challenge in the case of the square root operation. In the next chapter, before presenting the details of these architectures, we discuss our solution to this technical problem. This chapter may be omitted by the reader who is not interested in the ACL2 formalization.



Subsections
David Russinoff 2017-08-01